

| Data Store Device 125 Transport Layer Link Layer Physical Layer | • • • | Data Store Device 125 Transport Layer Layer Physical Layer |
|---|---|--|
| 140 | | 140 |
| 135 Transport Layer Layer Physical Layer | Switching Network 135 ort Transport Layer Tink | Transport Layer Link Layer Layer Physical Layer |
| 135 Transport Layer Layer Layer Physical Layer | Swit | Transport Layer Link Layer Layer Physical Layer |
| 140 | | 140 |
| 110 115 Transport Layer Link Layer Layer Physical Layer | • • • | Transport Layer Link Layer Layer Physical Layer |
| Host | | Host |

Fig. 1









Fig. 4






Fig. 6




Fig. 7





Fig. 8



sync & packet type

Fig. 9A




Fig. 9B




Fig. 9C






Fig. 10




Fig. 11




Fig. 12



| ŀ | DLE | | |
|------|----------|-----------------|--|
| 1305 | / data / | packet (cont'd) | |
| 1304 | `. `. | continue | |
| 1303 | control | packet | |
| 1302 | | Preempt | |
| 1301 | data | / packet / | |
| | | DLE | |
| | 9 | 1300 | |

Fig. 13




Fig. 14





Fig. 15






Fig. 17








Fig. 18








Fig. 19C



| 8b c | ode | 9 bit symbol |
|------|------|--------------|
| 0000 | 0000 | 101010101 |
| 0000 | 0001 | 101010100 |
| 0000 | 0010 | 101010111 |
| 0101 | 0101 | 001010101 |
| | 0110 | 001110110 |
| 1111 | 1111 | 110101010 |

Fig. 20








Fig. 21A










Fig. 22




Fig. 23




Fig. 24





Fig. 25







Fig. 27










Fig. 29







| Output Queue 3202 | Data | 110 | | | 1011 | |
|-------------------|-------------|------|------|------|------|-------|
| | Valid Port | 3 | | | 3 | • • • |
| | Valid | 1 | 0 | 0 | 1 | |
| | , | | | | | |
| 3201 | Data | | 101 | 1110 | | |
| Input Queue | R/W Address | 1000 | 4000 | 1000 | 2000 | |
| | R/W | R | W | M | R | • • • |
| | Port | 33 | 4 | 3 | 3 | |

Fig. 32




Fig. 33




Fig. 34








Fig. 35














Fig. 38B









Fig. 41








Fig. 42B









Fig. 42C










Fig. 46

